Copyright © 1999, Power Innovations Limited, UK

JANUARY 1999 - REVISED MAY 1999

#### TELECOMMUNICATION SYSTEM 2x100 A 10/1000 OVERVOLTAGE PROTECTORS


## Ion-Implanted Breakdown Region Precise DC and Dynamic Voltages

DEVICE	V <sub>DRM</sub>	V <sub>(BO)</sub>
DEVICE	V	V
'3070	58	70
'3080	65	80
'3095	75	95
'3125	100	125
'3135	110	135
'3145	120	145
'3180	145	180
'3210	160	210
'3250	190	250
'3290	220	290
'3350	275	350


## Rated for International Surge Wave Shapes Guaranteed -40 °C to +85 °C Performance

WAVE SHAPE	STANDARD	I <sub>TSP</sub> A
2/10 µs	GR-1089-CORE	500
8/20 µs	IEC 61000-4-5	300
10/160 µs	FCC Part 68	250
10/700 µs	FCC Part 68	200
10/700 μ3	ITU-T K20/21	200
10/560 µs	FCC Part 68	160
10/1000 μs	GR-1089-CORE	100

necessarily include testing of all parameters.



#### device symbol



Terminals T, R and G correspond to the alternative line designators of A, B and C

- 3-Pin Through-Hole Packaging
  - Compatible with TO-220AB pin-out
- Low Differential Capacitance
  - Value at -2 V/-50 V Bias. . . . . . . . . . 67 pF max.

#### description

The TISP3xxxH3SL limits overvoltages between the telephone line Ring and Tip conductors and Ground. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line.

The protector consists of two symmetrical voltage-triggered bidirectional thyristors. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

This TISP3xxxH3SL range consists of eleven voltage variants to meet various maximum system voltage levels (58 V to 275 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These high current protection devices are in a 3-pin single-in-line (SL) plastic package and are supplied in tube pack. For alternative impulse rating, voltage and holding current values in SL packaged protectors, consult the factory. For lower rated impulse currents in the SL package, the 35 A 10/1000 TISP3xxxF3SL series is available.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and matched breakover control and are virtually transparent to the system in normal operation.



JANUARY 1999 - REVISED MAY 1999

#### absolute maximum ratings, T<sub>A</sub> = 25°C (unless otherwise noted)

RATING		SYMBOL	VALUE	UNIT
	'3070		± 58	
	'3080		± 65	
	'3095		± 75	
	'3125		±100	
	'3135		±110	
Repetitive peak off-state voltage, (see Note 1)	'3145	$V_{DRM}$	±120	V
	'3180		±145	
	'3210		±160	
	'3250		±190	
	'3290		±220	
	'3350		±275	
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)				
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)			500	
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave g	generator)		300	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)			250	
5/200 μs (VDE 0433, 10/700 μs voltage wave shape)			220	
0.2/310 μs (I3124, 0.5/700 μs voltage wave shape)		$I_{TSP}$	200	Α
5/310 μs (ITU-T K20/21, 10/700 μs voltage wave shape)			200	
5/310 µs (FTZ R12, 10/700 µs voltage wave shape)			200	
5/320 µs (FCC Part 68, 9/720 µs voltage wave shape)			200	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)			160	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)			100	
Non-repetitive peak on-state current (see Notes 2, 3 and 5)				
20 ms (50 Hz) full sine wave			55	
16.7 ms (60 Hz) full sine wave		$I_{TSM}$	60	Α
1000 s 50 Hz/60 Hz a.c.			1	
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value	ue < 200 A	di <sub>T</sub> /dt	400	A/µs
Junction temperature		TJ	-40 to +150	°C
Storage temperature range		T <sub>stg</sub>	-65 to +150	°C

#### NOTES: 1. See Figure 9 for voltage values at lower temperatures.

- 2. Initially the TISP3xxxH3SL must be in thermal equilibrium.
- 3. These non-repetitive rated currents are peak values of either polarirty. The rated current values may be applied to the R or T terminals. Additionally, both R and T terminals may have their rated current values applied simultaneously (in this case the G terminal return current will be the sum of the currents applied to the R and T terminals). The surge may be repeated after the TISP3xxxH3SL returns to its initial conditions.
- 4. See Figure 10 for impulse current ratings at other temperatures. Above 85 °C, derate linearly to zero at 150 °C lead temperature.
- 5. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 8 for the current ratings at other durations. Figure 8 shows the R and T terminal current rating for simulateous operation. In this condition, the G terminal current will be 2xI<sub>TSM(t)</sub>, the sum of the R and T terminal currents. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C.

JANUARY 1999 - REVISED MAY 1999

#### electrical characteristics for the R and G or T and G terminals, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
lanu	Repetitive peak off-	$V_D = V_{DRM}$ $T_A = 25^{\circ}C$				±5	μA
I <sub>DRM</sub>	state current	VD - VDRM	$T_A = 85^{\circ}C$			±10	μΛ
			'3070			±70	
			'3080			±80	
			'3095			±95	
			'3125			±125	
			'3135			±135	
$V_{(BO)}$	Breakover voltage	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	'3145			±145	V
			'3180			±180	
			'3210			±210	
			'3250			±250	
			'3290			±290	
			'3350			±350	
			'3070			±78	
			'3080			±88	
			'3095			±103	
		du/dt < 11000 V/us. Linear voltage romp	'3125			±134	
	lmmulaa hraakayar	dv/dt ≤ ±1000 V/µs, Linear voltage ramp,	'3135			±144	
$V_{(BO)}$	Impulse breakover	Maximum ramp value = ±500 V	'3145			±154	V
	voltage	di/dt = ±20 A/µs, Linear current ramp,	'3180			±189	
	N	Maximum ramp value = ±10 A	'3210			±220	
			'3250			±261	
			'3290			±302	
			'3350			±362	
I <sub>(BO)</sub>	Breakover current	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$		±0.15		±0.6	Α
V <sub>T</sub>	On-state voltage	$I_T = \pm 5 \text{ A}, t_W = 100 \mu \text{s}$				±3	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A}, \text{ di/dt} = \pm -30 \text{ mA/ms}$		±0.15		±0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V <sub>DRM</sub>		±5			kV/μs
I <sub>D</sub>	Off-state current	$V_D = \pm 50 \text{ V}$	T <sub>A</sub> = 85°C			±10	μΑ
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = 0,$	'3070 thru '3095			170	
			'3125 thru '3210			90	
			'3250 thru '3350			84	
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -1 \text{ V}$	'3070 thru '3095			150	
			'3125 thru '3210			79	
			'3250 thru '3350			67	
	0" -1-1 "	$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -2 \text{ V}$	'3070 thru '3095			140	
$C_{off}$	Off-state capacitance		'3125 thru '3210			74	pF
			'3250 thru '3350			62	
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -50 \text{ V}$	'3070 thru '3095			73	
			'3125 thru '3210			35	
			'3250 thru '3350			28	
			'3125 thru '3210			33	
			'3250 thru '3350			26	
		· · · · · · · · · · · · · · · · · · ·					

NOTE  $\,$  6: To avoid possible voltage clipping, the '3125 is tested with  $V_D$  = -98 V.



JANUARY 1999 - REVISED MAY 1999

#### electrical characteristics for the R and T terminals, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DRM</sub>	Repetitive peak off- state current	$V_D = 2V_{DRM}$			±5	μΑ
		'3070			±140	
		'3080			±160	
		'3095			±190	
		'3125			±250	
		'3135			±270	
V <sub>(BO)</sub>	Breakover voltage	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$ '3145			±290	V
		'3180			±360	
		'3210			±420	
		'3250			±500	
		'3290			±580	
		'3350			±700	
		'3070			±156	
		'3080			±176	
		'3095			±206	
		dv/dt ≤ ±1000 V/μs, Linear voltage ramp,			±268	
	Impulse breakover	Maximum ramp value = $\pm 500 \text{ V}$ (3135)			±288	
V <sub>(BO)</sub>	voltage	$di/dt = \pm 20 \text{ A}/\mu\text{s, Linear current ramp,}$ $(3145)$			±308	V
	voitage	Maximum ramp value = ±10 A			±378	
	IVIAAIIIIUIII IAIIIP VAIUE – ±10 A	(3210			±440	
		'3250			±252	
		'3290			±604	
		'3350			±724	

#### thermal characteristics

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
Re	Junction to free all thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ , $T_A = 25$ °C, (see Note 7)			50	°C/W

NOTE 7: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

JANUARY 1999 - REVISED MAY 1999

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR TERMINAL PAIRS



JANUARY 1999 - REVISED MAY 1999

#### TYPICAL CHARACTERISTICS

# OFF-STATE CURRENT VS JUNCTION TEMPERATURE TCHAG TCHAG TCHAG TO PRODUCT OF TO THE PRODUCT OF THE PRODUCT OF

Figure 2.

#### **ON-STATE CURRENT** VS **ON-STATE VOLTAGE** 200 150 T<sub>A</sub> = 25 °C t<sub>w</sub> = 100 μs 100 70 I<sub>7</sub> - On-State Current - A 40 30 20 15 '3125 10 **THRU** 7 '3210 5 4 3 '3070 '3250 2 **THRU THRU** 1.5 '3350 '3095 0.7 10 V<sub>T</sub> - On-State Voltage - V Figure 4.





Figure 3.

T<sub>1</sub> - Junction Temperature - °C



#### PRODUCT INFORMATION

JANUARY 1999 - REVISED MAY 1999

#### **TYPICAL CHARACTERISTICS**

#### NORMALISED CAPACITANCE **OFF-STATE VOLTAGE** 1 0.9 $T_J = 25^{\circ}C$ 0.8 $V_d = 1 Vrms$ Capacitance Normalised to $V_D = 0$ 0.7 0.6 0.5 '3070 THRU '3095 0.4 0.3 '3125 THRU '3210 '3250 THRU '3350 0.2 0.5 1 2 3 20 30 50 100150 V<sub>D</sub> - Off-state Voltage - V

Figure 6.

## 

V<sub>DRM</sub> - Repetitive Peak Off-State Voltage - V

JANUARY 1999 - REVISED MAY 1999


#### RATING AND THERMAL INFORMATION


#### NON-REPETITIVE PEAK ON-STATE CURRENT

**CURRENT DURATION** TI4HACA 20 <sub>Isw(t)</sub> - Non-Repetitive Peak On-State Current - A V<sub>GEN</sub> = 600 V rms, 50/60 Hz 15  $R_{GEN} = 1.4*V_{GEN}/I_{TSM(t)}$ **EIA/JESD51-2 ENVIRONMENT** 10 9 EIA/JESD51-3 PCB, T<sub>A</sub> = 25 °C 8 SIMULTANEOUS OPERATION OF R AND T TERMINALS. G 6 TERMINAL CURRENT = 2xI<sub>TSM(t</sub> 5 4 3 2 1.5 0.1 10 100 1000

Figure 8.

t - Current Duration - s





#### PRODUCT INFORMATION

JANUARY 1999 - REVISED MAY 1999

#### **APPLICATIONS INFORMATION**

#### impulse testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

STANDARD	PEAK VOLTAGE SETTING	VOLTAGE WAVE FORM	PEAK CURRENT VALUE	CURRENT WAVE FORM	TISP3xxxH3 25 °C RATING	SERIES RESISTANCE
	V	μs	Α	μs	Α	Ω
GR-1089-CORE	2500	2/10	500	2/10	500	0
GK-1009-COKE	1000	10/1000	100	10/1000	100	0
	1500	10/160	200	10/160	250	0
FCC Part 68	800	10/560	100	10/560	160	0
(March 1998)	1500	9/720 †	37.5	5/320 †	200	0
	1000	9/720 †	25	5/320 †	200	0
l3124	1500	0.5/700	37.5	0.2/310	200	0
ITU-T K20/K21	1500 4000	10/700	37.5 100	5/310	200	0

<sup>†</sup> FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K21 10/700 impulse generator

If the impulse generator current exceeds the protectors current rating then a series resistance can be used to reduce the current to the protectors rated value and so prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generators peak voltage by the protectors rated current. The impulse generators fictive impedance (generators peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance. In some cases the equipment will require verification over a temperature range. By using the rated waveform values from Figure 10, the appropriate series resistor value can be calculated for ambient temperatures in the range of -40 °C to 85 °C.

#### a.c. power testing

The protector can withstand the G return currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases it may be necessary to add some extra series resistance to prevent the fuse opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).

#### capacitance

The protector characteristic off-state capacitance values are given for d.c. bias voltage,  $V_D$ , values of 0, -1 V, -2 V and -50 V. Where possible values are also given for -100 V. Values for other voltages may be calculated by multiplying the  $V_D = 0$  capacitance value by the factor given in Figure 6. Up to 10 MHz the capacitance is essentially independent of frequency. Above 10 MHz the effective capacitance is strongly dependent on connection inductance. In many applications, the typical conductor bias voltages will be about -2 V and -50 V. Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V.



JANUARY 1999 - REVISED MAY 1999

#### normal system voltage levels

The protector should not clip or limit the voltages that occur in normal system operation. For unusual conditions, such as ringing without the line connected, some degree of clipping is permissible. Under this condition, about 10 V of clipping is normally possible without activating the ring trip circuit.

Figure 9 allows the calculation of the protector  $V_{DRM}$  value at temperatures below 25 °C. The calculated value should not be less than the maximum normal system voltages. The TISP3290H3, with a  $V_{DRM}$  of 220 V, can be used for the protection of ring generators producing 105 V rms of ring on a battery voltage of -58 V. The peak ring voltage will be 58 + 1.414\*105 = 206.5 V. However, this is the open circuit voltage and the connection of the line and its equipment will reduce the peak voltage.

For the extreme case of an unconnected line, the temperature at which clipping begins can be calculated using the data from Figure 9. To possibly clip, the  $V_{DRM}$  value has to be 206.5 V. This is a reduction of the 220 V 25 °C  $V_{DRM}$  value by a factor of 206.5/220 = 0.94. Figure 9 shows that a 0.94 reduction will occur at an ambient temperature of -32 °C. In this example, the TISP3290H3 will allow normal equipment operation, even on an open-circuit line, provided that the minimum expected ambient temperature does not fall below -32 °C.

#### JESD51 thermal measurement method

To standardise thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a  $0.0283~\text{m}^3$  (1  $\text{ft}^3$ ) cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the centre. Part 3 of the standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm on a side and the other for packages up to 48 mm. The thermal measurements used the smaller 76.2 mm x 114.3 mm (3.0 " x 4.5 ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.


JANUARY 1999 - REVISED MAY 1999

#### **MECHANICAL DATA**

#### **SL003**

#### 3-pin plastic single-in-line package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. Body molding flash of up to 0,15 (0.006) may occur in the package lead plane.

MDXXAD



JANUARY 1999 - REVISED MAY 1999

#### **IMPORTANT NOTICE**

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

PI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORISED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1999, Power Innovations Limited